ShopSpell

The Dark Side of Silicon Energy Efficient Computing in the Dark Silicon Era [Hardcover]

$79.99     $109.99    27% Off      (Free Shipping)
100 available
  • Category: Books (Technology & Engineering)
  • ISBN-10:  3319315943
  • ISBN-10:  3319315943
  • ISBN-13:  9783319315942
  • ISBN-13:  9783319315942
  • Publisher:  Springer
  • Publisher:  Springer
  • Binding:  Hardcover
  • Binding:  Hardcover
  • Pub Date:  01-Apr-2017
  • Pub Date:  01-Apr-2017
  • SKU:  3319315943-11-SPRI
  • SKU:  3319315943-11-SPRI
  • Item ID: 100274543
  • List Price: $109.99
  • Seller: ShopSpell
  • Ships in: 5 business days
  • Transit time: Up to 5 business days
  • Delivery by: Jul 04 to Jul 06
  • Notes: Brand New Book. Order Now.

This book presents the state-of-the art of one of the main concerns with microprocessors today, a phenomenon known as dark silicon .  Readers will learn how power constraints (both leakage and dynamic power) limit the extent to which large portions of a chip can be powered up at a given time, i.e. how much actual performance and functionality the microprocessor can provide. The authors describe their research toward the future of microprocessor development in the dark silicon era, covering a variety of important aspects of dark silicon-aware architectures including design, management, reliability, and test.  Readers will benefit from specific recommendations for mitigating the dark silicon phenomenon, including energy-efficient, dedicated solutions and technologies to maximize the utilization and reliability of microprocessors.   

Introduction.- Dark vs. Dim Silicon and Near-Threshold Computing.- The SiLago Solution: Architecture and Design Methods for a Heterogeneous Dark Silicon aware Coarse Grain Reconfigurable Fabric.- Heterogeneous Dark Silicon Chip Multi-Processors Design and Run-time Management.- Thermal Safe Power (TSP) - Efficient Thermal-Aware Power Budgeting for Manycore Systems in Dark Silicon.- Power Management of Asymmetric Multi-Cores in the Dark Silicon Era.- Multi-Objective Power Management for CMPs in the Dark Silicon Age.- Robust Application Scheduling with Adaptive Parallelism in Dark-Silicon Constrained Multicore Systems.- Dark Silicon Patterning: Efcient Power Utilization through Run-time Mapping.- Online Software-Based Self-Testing in the Dark Silicon Era.- Adroit Use of Dark Silicon for Power, Performance and Reliability Optimization of NoCs.- NoC-aware Computational Sprinting.-

Prof. Dr.h.c Prof.h.c. Hannu Tenhunen is chair professor of Electronic Systems at Royal Institute of Technology (l;

Add Review