ShopSpell

Anatomy of a Silicon Compiler [Paperback]

$119.99     $169.99    29% Off      (Free Shipping)
100 available
  • Category: Books (Gardening)
  • ISBN-10:  1461365864
  • ISBN-10:  1461365864
  • ISBN-13:  9781461365860
  • ISBN-13:  9781461365860
  • Publisher:  Springer
  • Publisher:  Springer
  • Pages:  362
  • Pages:  362
  • Binding:  Paperback
  • Binding:  Paperback
  • Pub Date:  01-Feb-2012
  • Pub Date:  01-Feb-2012
  • SKU:  1461365864-11-SPRI
  • SKU:  1461365864-11-SPRI
  • Item ID: 100717688
  • List Price: $169.99
  • Seller: ShopSpell
  • Ships in: 5 business days
  • Transit time: Up to 5 business days
  • Delivery by: Jul 04 to Jul 06
  • Notes: Brand New Book. Order Now.
A silicon compiler is a software system which can automatically generate an integrated circuit from a user's specification.
Anatomy of a Silicon Compiler examines one such compiler in detail, covering the basic framework and design entry, the actual algorithms and libraries which are used, the approach to verification and testing, behavioral synthesis tools and several applications which demonstrate the system's capabilities.
A silicon compiler is a software system which can automatically generate an integrated circuit from a user's specification.
Anatomy of a Silicon Compiler examines one such compiler in detail, covering the basic framework and design entry, the actual algorithms and libraries which are used, the approach to verification and testing, behavioral synthesis tools and several applications which demonstrate the system's capabilities.
1. Introduction and History; R.W. Brodersen. Part I: Framework and Design Entry. 2. The OCT Data Manager; R. Spickelmier, B.C. Richards. 3. Lager OCT Policy and the SDL Language; B.C. Richards. 4. Schematic Entry; B. Reese. 5. Design Management; B.C. Richards. 6. Design Post-Processing; M. Thaler, B.C. Richards. Part II: Silicon Assembly. 7. Hierarchical Tiling; J. Sun, B.C. Richards. 8. Standard Cell Design; B. Reese, B. Boes. 9. Interactive Floorplanning; Seungjun Lee, J. Rabaey. 10. Datapath Generation; M. Srivastava. 11. Pad Routing; E. Lettang. Part III: Verification and Testing. 12. Design Verification; Wun-Tsin Jao, R. Jain. 13. Behavior and Switch Level Simulation; L. Svensson, L.E. Thon, Seungjun Lee. 14. Chip and Board Testing; K.T. Kornegay. Part IV: Behavioral Synthesis. 15. DSP Specification Using the Silage Language; P. Hilfinger, J. Rabaey. 16. Synthesis of Datapath Architectures; J. Rabaey, Chin-min Chu, Phu Hoang, M. Potkonjak. 17. From C to Silicon; L.E. Thon, K. Rimey, L. Svensson. 18. AlÓ%
Add Review