ShopSpell

Design for Manufacturability From 1D to 4D for 9022 nm Technology Nodes [Hardcover]

$79.99     $109.99    27% Off      (Free Shipping)
100 available
  • Category: Books (Technology & Engineering)
  • Author:  Balasinski, Artur
  • Author:  Balasinski, Artur
  • ISBN-10:  1461417600
  • ISBN-10:  1461417600
  • ISBN-13:  9781461417606
  • ISBN-13:  9781461417606
  • Publisher:  Springer
  • Publisher:  Springer
  • Pages:  280
  • Pages:  280
  • Binding:  Hardcover
  • Binding:  Hardcover
  • Pub Date:  01-Mar-2013
  • Pub Date:  01-Mar-2013
  • SKU:  1461417600-11-SPRI
  • SKU:  1461417600-11-SPRI
  • Item ID: 100755488
  • List Price: $109.99
  • Seller: ShopSpell
  • Ships in: 5 business days
  • Transit time: Up to 5 business days
  • Delivery by: Jul 10 to Jul 12
  • Notes: Brand New Book. Order Now.
This book explains integrated circuit design for manufacturability (DfM) at the product level (packaging, applications) and applies engineering DfM principles to the latest standards of product development at 22 nm technology nodes.? It is a valuable guide for layout designers, packaging engineers and quality engineers, covering DfM development from 1D to 4D, involving IC design flow setup, best practices, links to manufacturing and product definition, for process technologies down to 22 nm node, and product families including memories, logic, system-on-chip and system-in-package.This book explains integrated circuit design for manufacturability (DfM) at the product level (packaging, applications) and applies engineering DfM principles to the latest standards of product development at 22 nm technology nodes.?

Preface.- Classic DfM: from 2D to 3D.- DfM at 28 nm and Beyond.- New DfM Domain: Stress Effects.- Conclusions and Future Work.

Artur Balasinski is a Technology Design Integration Manager for Cypress Semiconductor in San Jose, California.

This book explains integrated circuit design for manufacturability (DfM) at the product level (packaging, applications) and applies engineering DfM principles to the latest standards of product development at 22 nm technology nodes.? It is a valuable guide for layout designers, packaging engineers and quality engineers, covering DfM development from 1D to 4D, involving IC design flow setup, best practices, links to manufacturing and product definition, for process technologies down to 22 nm node, and product families including memories, logic, system-on-chip and system-in-package.

????????? Provides design for manufacturability guidelines on layout techniques for the most advanced, 22 nm ?technology nodes;

????????? Includes information valuable to layout designers, packaging engineers and quality engineers, working on memories, logic, system-on-cl3.

Add Review