ShopSpell

The Simple Art of SoC Design Closing the Gap between RTL and ESL [Hardcover]

$112.99     $159.99    29% Off      (Free Shipping)
100 available
  • Category: Books (Technology & Engineering)
  • Author:  Keating, Synopsys Fellow, Michael
  • Author:  Keating, Synopsys Fellow, Michael
  • ISBN-10:  1441985859
  • ISBN-10:  1441985859
  • ISBN-13:  9781441985859
  • ISBN-13:  9781441985859
  • Publisher:  Springer
  • Publisher:  Springer
  • Pages:  252
  • Pages:  252
  • Binding:  Hardcover
  • Binding:  Hardcover
  • Pub Date:  01-Mar-2011
  • Pub Date:  01-Mar-2011
  • SKU:  1441985859-11-SPRI
  • SKU:  1441985859-11-SPRI
  • Item ID: 100920902
  • List Price: $159.99
  • Seller: ShopSpell
  • Ships in: 5 business days
  • Transit time: Up to 5 business days
  • Delivery by: Jul 08 to Jul 10
  • Notes: Brand New Book. Order Now.
This book tackles head-on the challenges of digital design in the era of billion-transistor SoCs. It discusses fundamental design concepts in design and coding required to produce robust, functionally correct designs. It also provides specific techniques for measuring and minimizing complexity in RTL code. Finally, it discusses the tradeoff between RTL and high-level (C-based) design and how tools and languages must progress to address the needs of tomorrows SoC designs.This book tackles the design challenges of the era of billion-transistor SoCs, offering fundamental concepts and coding needed for robust, functional designs. Covers minimizing complexity in RTL code, and tradeoffs between RTL and high-level (C-based) design.The Challenges of Complex Design; Simplifying RTL Design; Reducing Complexity in Control-Dominated Designs; Hierarchical State Machines; More on State Space; Verification; Reducing Complexity in Data Path Dominated Designs; Simplifying Interfaces; Complexity at the Chip Level; Raising Abstraction Above RTL; SystemVerilog Extensions; The Future of Design.Mike Keating is a Synopsys Fellow. Over the last 12 years, he has been with Synopsys focusing on IP development methodology, hardware and software design quality and low power design. His current research focuses on high level design and the challenges of designing extremely complex systems. Mike received his BSEE and MSEE from Stanford University, and has over 25 years experience in ASIC and system design. He is co-author of the Reuse Methodology Manual and the Low Power Methodology Manual. In 2007, ISQED gave Mike the Quality Award for contributions to quality in electronic design.

This book tackles head-on the challenges of digital design in the era of billion-transistor SoCs. It discusses fundamental design concepts in design and coding required to produce robust, functionally correct designs. It also provides specific techniques for measuring and minimizing complexity in RTL code. FilC€

Add Review