ShopSpell

Robustness and Usability in Modern Design Flows [Hardcover]

$80.99     $109.99    26% Off      (Free Shipping)
100 available
  • Category: Books (Mathematics)
  • Author:  Fey, G?rschwin, Drechsler, Rolf
  • Author:  Fey, G?rschwin, Drechsler, Rolf
  • ISBN-10:  1402065353
  • ISBN-10:  1402065353
  • ISBN-13:  9781402065354
  • ISBN-13:  9781402065354
  • Publisher:  Springer
  • Publisher:  Springer
  • Binding:  Hardcover
  • Binding:  Hardcover
  • Pub Date:  01-Mar-2008
  • Pub Date:  01-Mar-2008
  • SKU:  1402065353-11-SPRI
  • SKU:  1402065353-11-SPRI
  • Item ID: 100877169
  • List Price: $109.99
  • Seller: ShopSpell
  • Ships in: 5 business days
  • Transit time: Up to 5 business days
  • Delivery by: Jul 04 to Jul 06
  • Notes: Brand New Book. Order Now.

The size of technically producible integrated circuits increases continuously, but the ability to design and verify these circuits does not keep up. Therefore todays design flow has to be improved. Using a visionary approach, this book analyzes the current design methodology and verification methodology, a number of deficiencies are identified and solutions suggested. Improvements in the methodology as well as in the underlying algorithms are proposed.

The size of technically producible integrated circuits increases continuously. But the ability to design and verify these circuits does not keep up with this development. Therefore, todays design ?ow has to be improved to achieve a higher productivity. In this book the current design methodology and ver- cation methodology are analyzed, a number of de?ciencies are identi?ed, and solutions are suggested. Improvements in the methodology as well as in the underlying algorithms are proposed. An in-depth presentation of preliminary concepts makes the book self-contained. Based on this foundation major - sign problems are targeted. In particular, a complete tool ?ow for Synthesis for Testability of SystemC descriptions is presented. The resulting circuits are completely testable and test pattern generation in polynomial time is possible. Veri?cation issues are covered in even more detail. A whole new paradigm for formal design veri?cation is suggested. This is based upon design und- standing, the automatic generation of properties, and powerful tool support for debugging failures. All these new techniques are empirically evaluated and - perimental results are provided. As a result, an enhanced design ?ow is created that provides more automation (i.e. better usability) and reduces the probability of introducing conceptual errors (i.e. higher robustness). Acknowledgments We would like to thank all members of the research group for computer arc- tecture in Bremen for the helpful discussions and the great atlÓË
Add Review