ShopSpell

The Verilog Hardware Description Language [Paperback]

$63.99     $84.99    25% Off      (Free Shipping)
100 available
  • Category: Books (Technology & Engineering)
  • Author:  Thomas, Donald, Moorby, Philip
  • Author:  Thomas, Donald, Moorby, Philip
  • ISBN-10:  0387849300
  • ISBN-10:  0387849300
  • ISBN-13:  9780387849300
  • ISBN-13:  9780387849300
  • Publisher:  Springer
  • Publisher:  Springer
  • Binding:  Paperback
  • Binding:  Paperback
  • Pub Date:  01-May-2008
  • Pub Date:  01-May-2008
  • SKU:  0387849300-11-SPRI
  • SKU:  0387849300-11-SPRI
  • Item ID: 100923722
  • List Price: $84.99
  • Seller: ShopSpell
  • Ships in: 5 business days
  • Transit time: Up to 5 business days
  • Delivery by: Jul 04 to Jul 06
  • Notes: Brand New Book. Order Now.
XV From the Old to the New xvii Acknowledgments xx| Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (

This edition presents the new IEEE 1364-2001 standard of The Verilog Hardware Description Language. It offers updated examples that illustrated the new features of the language as well as a cross- referenced guide to the new and old features.

XV From the Old to the New xvii Acknowledgments xx| Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment ( Verilog  A Tutorial Introduction.- Logic Synthesis.- Behavioral Modeling.- Concurrent Processes.- Module Hierarchy.- Logic Level Modeling.- Cycle-Accurate Specification.- Advanced Timing.- User-Defined Primitives.- Switch Level Modeling.- Projects.

Thomas & Moorby's The Verilog? Hardware Description Language has become the standard reference text for Verilog.
The Verilog? Hardware Description Language, Fifth Edition, is a valuable resource for engineers and students interested in describing, simulating, and synthesizing digital systems; the extensive number of simulatable examples and wide range of representation styles covered ensure its quick use in design.
The book is l£&

Add Review